Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Area efficient memory cell read disturb mitigation

Area efficient memory cell read disturb mitigation

US Patent 11804262 · Granted Oct 31, 2023

Estimated economic value: $955,503,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Level-shifter having a wide operating range, a fast output fall delay and improv2025
Level-shifter having a wide operating range, a fast output fall delay and improv2025
Level-shifter having a wide operating range, a fast output fall delay and improv2025
Database generation from natural language text documents2025
Contention-free dual-voltage logic cell2025
Contention-free dual-voltage logic cell2025
Multi-voltage RAM used to cross clock and voltage domains2025
Multi-voltage RAM used to cross clock and voltage domains2025
Self-executing protocol generation from natural language text2025
Column multiplexer circuitry2025
Concurrent memory access operations2024
Techniques for upgrading and accessing metadata2024