Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating a field-effect transistor having robust sidewall spacers

Method of fabricating a field-effect transistor having robust sidewall spacers

US Patent 7897501 · Granted Mar 1, 2011

Estimated economic value: $5,501,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Revising IC layout design to eliminate gaps between isolation structures2025
Integrated circuit structure with gate structures on grids and method for formin2025
Chip package and method for forming the same2025
Guard ring and circuit device2025
Gate isolation features in semiconductor devices and methods of fabricating the 2025
Methods for forming pattern layout, mask, and semiconductor structure2025
Integrated circuit having angled conductive feature2025
Semiconductor devices2025
Standard cell design with dummy padding2025
Fuse structure2025
Semiconductor device structure with dielectric dummy gate and method for forming2025
Method for chip integration2025