Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Estimating jitter in a clock tree of a circuit and synthesizing a jitter-aware and skew-aware clock tree

Estimating jitter in a clock tree of a circuit and synthesizing a jitter-aware and skew-aware clock tree

US Patent 7890904 · Granted Feb 15, 2011

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Propagating physical design information through logical design hierarchy of an e2024
Performing static timing analysis in the presence of instance-based systematic v2016
Clock multiplication and distribution2016
System and method for clock network meta-synthesis2016
Monolithic signal generation for injection locking2016
Digital duty cycle correction2016
Generating behavioral models for analog circuits2014
Crossbar switch calibration system for facilitating analog-to-digital conversion2014
Direct mm-wave m-ary quadrature amplitude modulation (QAM) modulator operating i2014
Clock and data recovery (CDR) using phase interpolation2014
Sequential-write, random-read memory2014
Frequency synthesizer tuning2013