Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Transactional flow management interrupt debug architecture

Transactional flow management interrupt debug architecture

US Patent 7890790 · Granted Feb 15, 2011

Estimated economic value: $18,725,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Implementing direct access caches in coherent multiprocessors2013
Video block memory read request translation and tagging2012
Digital image decoder with integrated concurrent image prescaler2012
Test access port2011
Power optimized replay of blocked operations in a pipilined architecture2011
Digital image decoder with integrated concurrent image prescaler2011
Pipelining techniques for deinterlacing video information2011
Pipelining techniques for deinterlacing video information2011
Spatio-temporal adaptive video de-interlacing for parallel processing2010
Apparatus and method for arbitrating heterogeneous agents in on-chip busses2010
Method and apparatus for optimizing line writes in cache coherent systems2010
Apparatus and method for power optimized replay via selective recirculation of i2010