Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus for pipelined cyclic redundancy check circuit with multiple intermediate outputs

Apparatus for pipelined cyclic redundancy check circuit with multiple intermediate outputs

US Patent 7886210 · Granted Feb 8, 2011

Estimated economic value: $4,016,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Catheter insertion tray with integrated instructions2020
Aligning FIFO pointers in a data communications lane of a serial link2017
Delay apparatus, nuclear medicine imaging device, delay method, and calibration 2016
Three-dimensional inter-chip contact through vertical displacement MEMS2016
Three-dimensional chip stack for self-powered integrated circuit2016
Three-dimensional inter-chip contact through vertical displacement MEMS2015
Apparatus for inserting delay, nuclear medicine imaging apparatus, method for in2015
Adaptable receiver detection2015
Apparatus for programmable insertion delay to delay chain-based time to digital 2015
Apparatus for analog-to-digital conversion with a high effective-sample-rate on 2014
Environmental and computing cost reduction with improved reliability in workload2014
Apparatus for programmable metastable ring oscillator period for multiple-hit de2014