Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Chip for use with both high-speed bus and low-speed bus and operation method thereof

Chip for use with both high-speed bus and low-speed bus and operation method thereof

US Patent 7882401 · Granted Feb 1, 2011

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electronic package with rotated semiconductor die2025
Semiconductor package with dummy MIM capacitor die2024
Electronic package with rotated semiconductor die2023
Semiconductor package with dummy MIM capacitor die2022
Wireless charger2022
Electronic package with rotated semiconductor die2022
Multi-chip structure having flexible input/output chips2019
Signal count reduction between semiconductor dies assembled in wafer-level packa2018
Supporting flow control mechanism of bus between semiconductor dies assembled in2018
Image processing device and method thereof2018
Wafer-level package with at least one input/output port connected to at least on2018
Electronic device with enhanced management data input/output control2017