Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for practical worst test definition and debug during block based statistical static timing analysis

Methods for practical worst test definition and debug during block based statistical static timing analysis

US Patent 7873926 · Granted Jan 18, 2011

Estimated economic value: $5,934,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Determining a blended timing constraint that satisfies multiple timing constrain2023
Method of parameter creation2021
Method of parameter creation2021
Efficient projection based adjustment evaluation in static timing analysis of in2021
Partial parameters and projection thereof included within statistical timing ana2021
Partial parameters and projection thereof included within statistical timing ana2021
Offline analysis of hierarchical electronic design automation derived data2021
Variable accuracy incremental timing analysis2020
Variable accuracy incremental timing analysis2020
Superposition of canonical timing value representations in statistical static ti2020
Superposition of canonical timing value representations in statistical static ti2020
Selection of corners and/or margins using statistical static timing analysis of 2020