Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of forming integrated circuit devices including a depletion barrier layer at source/drain regions

Methods of forming integrated circuit devices including a depletion barrier layer at source/drain regions

US Patent 7858457 · Granted Dec 28, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods of manufacturing semiconductor devices having a support structure for an2014
Field effect transistor with buried gate pattern2014
Mold set for manufacturing case and the method thereof2013
Semiconductor devices having a support structure for an active layer pattern2013
Single electron transistor2012
Method of fabricating a semiconductor device with multiple channels2011
Semiconductor devices having a support structure for an active layer pattern2011
Single electron transistor and method of manufacturing the same2011
Semiconductor device with multiple channels2009
Thermal robust semiconductor device using HfN as metal gate electrode and the ma2009
Schottky barrier source/drain n-mosfet using ytterbium silicide2009
Multi bridge channel field effect transistors with nano-wire channels and method2008