Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method for designing a semiconductor integrated circuit layout capable of reducing the processing time for optical proximity effect correction

US Patent 7844934 · Granted Nov 30, 2010

Estimated economic value: $134,000

Assignee

Inventors

View full patent text on Google Patents →