Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for providing process compliant layout optimization using optical proximity correction to improve CMOS compatible non volatile memory retention reliability

System and method for providing process compliant layout optimization using optical proximity correction to improve CMOS compatible non volatile memory retention reliability

US Patent 7838203 · Granted Nov 23, 2010

Estimated economic value: $1,635,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hybrid switch circuit with bidirectional double-base bipolar junction transistor2025
Methods and systems of operating a double-sided double-base bipolar junction tra2025
Unidirectional hybrid switch circuit2025
System and method for bi-directional trench power switches2024
Semiconductor device with bi-directional double-base trench power switches2024
Airfoil tip geometry to reduce blade wear in gas turbine engines2020
Abradable coating composition for compressor blade and methods for forming the s2019
Airfoil tip geometry to reduce blade wear in gas turbine engines2019
High voltage vertical semiconductor device with multiple pillars in a racetrack 2018
Non-volatile memory cell with asymmetrical split gate and related system and met2013
High-performance CMOS-compatible non-volatile memory cell and related method2012
System and method for providing low voltage high density multi-bit storage flash2012