Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Self-test design methodology and technique for root-gated clocking structure

Self-test design methodology and technique for root-gated clocking structure

US Patent 7830195 · Granted Nov 9, 2010

Estimated economic value: $6,046,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Diagnostic enhancement for multiple instances of identical structures2022
Operating pulsed latches on a variable power supply2021
Dynamically power noise adaptive automatic test pattern generation2020
Operating pulsed latches on a variable power supply2019
Minimization of over-masking in an on product multiple input signature register 2019
Removal of over-masking in an on product multiple input signature register (OPMI2019
Minimization of over-masking in an on product multiple input signature register 2019
Implementing enhanced diagnostics with intelligent pattern combination in automa2019
Implementing decreased scan data interdependence for compressed patterns in on p2019
Implementing over-masking removal in an on product multiple input signature regi2019
Implementing register array (RA) repair using LBIST2019
Portion isolation architecture for chip isolation test2018