Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory column redundancy scheme

Memory column redundancy scheme

US Patent 7826285 · Granted Nov 2, 2010

Estimated economic value: $3,442,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Checking wafer-level integrated designs for rule compliance2021
Checking wafer-level integrated designs for rule compliance2020
Checking wafer-level integrated designs for rule compliance2019
Checking wafer-level integrated designs for antenna rule compliance2019
Checking wafer-level integrated designs for antenna rule compliance2018
Method for conversion of commercial microprocessor to radiation-hardened process2017
Physically unclonable function implemented through threshold voltage comparison2013
Structure for integrated circuit for measuring set-up and hold times for a latch2011
Method and system of modeling leakage2010
Design structure for improved memory column redundancy scheme2010
Unclocked eFUSE circuit2008
Circuitry and method for programming an electrically programmable fuse2008