Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Two-hop cache coherency protocol

Two-hop cache coherency protocol

US Patent 7822929 · Granted Oct 26, 2010

Estimated economic value: $15,337,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Store performance in strongly ordered microprocessor architecture2012
Quiescing and de-quiescing point-to-point links2010
Hot plug interface control method and apparatus2010
Speculatively performing read transactions2009
Store performance in strongly-ordered microprocessor architecture2009
Arrangements facilitating ordered transactions2008
Method, system, and apparatus for a credit based flow control in a computer syst2008
Method and apparatus for dynamically calculating degrees of fullness of a synchr2001
Apparatus and method for transporting interrupts from secondary PCI busses to a 2000
Method and apparatus for dynamically calculating degrees of fullness of a synchr1999
System management mode circuits systems and methods1998
System management mode circuits, systems and methods1998