Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for converting between CML signal logic families

System and method for converting between CML signal logic families

US Patent 7821300 · Granted Oct 26, 2010

Estimated economic value: $4,266,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-phase clock generation circuit with digital calibration2025
Thermally coupled aware device placement2025
Dual duty cycle correction loop for a serializer/deserializer (SerDes) transmitt2023
Redundant clock switch2023
High-speed deserializer with programmable and timing robust data slip function2023
Self-contained built-in self-test circuit with phase-shifting abilities for high2023
High-speed voltage clamp for unterminated transmission lines2023
Adjustable phase shifter2023
Phase rotator2023
Built-in-self-test and characterization of a high speed serial link receiver2022
Jitter attenuation buffer structure2021
Versatile signal detector circuit using common mode shift with all-pass characte2020