Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory testing system and memory module thereof

Memory testing system and memory module thereof

US Patent 7817485 · Granted Oct 19, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and circuit for adaptive column-select line signal generation2024
Method for self-calibrating tDQSCK that is skew between rising edge of memory cl2023
Data control circuit for increasing maximum and minimum tolerance values of skew2023
Data first-in first-out (FIFO) circuit2021
Synchronization circuit and cascaded synchronization circuit for converting asyn2021
Target row refresh mechanism capable of effectively determining target row addre2021
Test system and device2017
Semiconductor memory device having compression test mode2016
Chip capable of improving test coverage of pads and related method thereof2015
Repairing circuit for memory circuit and method thereof and memory circuit using2013
Delay line circuit and phase interpolation module thereof2013
Semiconductor memory device and method of testing the same2012