Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Non-volatile memory and method with shared processing for an aggregate of read/write circuits

Non-volatile memory and method with shared processing for an aggregate of read/write circuits

US Patent 7817476 · Granted Oct 19, 2010

Estimated economic value: $9,155,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods for reducing disturb errors by refreshing data alongside programming or 2025
Utilizing structured sparsity in systolic arrays2025
Device with embedded high-bandwidth, high-capacity memory using wafer bonding2025
Dynamic neural network surgery2024
Staircase structures for electrically connecting multiple horizontal conductive 2024
Random sparsity handling in a systolic array2024
Device with embedded high-bandwidth, high-capacity memory using wafer bonding2024
Non-volatile memory with autonomous cycling2024
Utilizing structured sparsity in systolic arrays2024
Memory device including modular memory units and modular circuit units for concu2024
Quasi-volatile memory with enhanced sense amplifier operation2023
Methods for reducing disturb errors by refreshing data alongside programming or 2023