Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for reducing disturb errors by refreshing data alongside programming or erase operations

Methods for reducing disturb errors by refreshing data alongside programming or erase operations

US Patent 12505892 · Granted Dec 23, 2025

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Staircase structures for electrically connecting multiple horizontal conductive 2024
Quasi-volatile memory with enhanced sense amplifier operation2023
Methods for reducing disturb errors by refreshing data alongside programming or 2023
3-dimensional nor strings with segmented shared source regions2023
Sensing in floating-source memory architecture2023
3-dimensional NOR strings with segmented shared source regions2022
Sensing in floating-source memory architecture2021
Device structure for a 3-dimensional NOR memory array and methods for improved e2021
3-dimensional NOR strings with segmented shared source regions2021
Sensing in floating source string NOR architecture2020
3-dimensional nor strings with segmented shared source regions2020
Highly compact non-volatile memory and method thereof2019