Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Controlled bit line discharge for channel erases in nonvolatile memory

Controlled bit line discharge for channel erases in nonvolatile memory

US Patent 7808827 · Granted Oct 5, 2010

Estimated economic value: $1,744,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Efficient periodic backend refresh reads for reducing bit error rate in memory d2025
Data storage device and method for host-managed data integrity2025
Optimized handling of high current consumption during an open block read2025
Solid-state drive secure data wiping for reuse and recycling2025
Dynamic read calibration2025
Reducing bit error rate in memory devices2025
Access point name configuration method and apparatus, and readable storage mediu2024
Non-volatile storage system with program execution decoupled from dataload2024
Flexible screen terminal and display method therefor, and computer-readable stor2024
Hard disk carrier2022
Concurrent programming of multiple cells for non-volatile memory devices2022
Image processing method and apparatus for displaying an image between two displa2021