Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit having a memory cell arrangement and method for reading a memory cell state using a plurality of partial readings

Integrated circuit having a memory cell arrangement and method for reading a memory cell state using a plurality of partial readings

US Patent 7800943 · Granted Sep 21, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for performing error corrections of digital information codified as a sym2020
Method for performing error corrections of digital information codified as a sym2015
Memory read-out2013
Configuration of a multilevel flash memory device2013
Memory read-out2013
Reading method of a memory device with embedded error-correcting code and memory2013
Non-volatile, electrically-programmable memory2011
Memory device and method providing logic connections for data transfer2011
Memory device and method providing logic connections for data transfer2011
Memory device and method providing logic connections for data transfer2011
Memory device and method providing logic connections for data transfer2011
Configuration of a multi-level flash memory device2011