Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuits and methods to minimize nonlinearity errors in interpolating circuits

Circuits and methods to minimize nonlinearity errors in interpolating circuits

US Patent 7796060 · Granted Sep 14, 2010

Estimated economic value: $5,425,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and circuit for curvature correction in bandgap references with asymmetri2014
Zero-power sampling SAR ADC circuit and method2013
Digital-to-analog converter with a shared resistor string2013
Apparatus and method for compensating change in a temperature associated with a 2010
Circuit for generating a temperature dependent current with high accuracy2010
Startup circuit for subregulated amplifier2009
Single-poly EPROM device and method of manufacturing2009
Class AB output stage and method for providing wide supply voltage range2008
Single poly EPROM device with double control gates to prevent unintentionally ch2008
Drain extended MOS transistors with multiple capacitors and methods of fabricati2007
Drain extended MOS transistors with multiple capacitors and methods of fabricati2007
Drain extended MOS transistors with multiple capacitors and methods of fabricati2006