Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for producing an integrated circuit assembly with an auxiliary indentation, particularly with aligning marks, and an integrated circuit arrangement

Method for producing an integrated circuit assembly with an auxiliary indentation, particularly with aligning marks, and an integrated circuit arrangement

US Patent 7795105 · Granted Sep 14, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device power metallization layer with stress-relieving heat sink s2022
Barrier for power metallization in semiconductor devices2021
Integrated circuit arrangement with an auxiliary indentation, particularly with 2014
Integrated circuit arrangement with an auxiliary indentation, particularly with 2014
Integrated circuit arrangement with an auxiliary indentation, particularly with 2014
Integrated circuit arrangement including vias having two sections, and method fo2012
Capacitor assemblies2011
Capacitor arrangement and method for making same2011
Interconnections for integrated circuits2011
Method for producing a layer arrangement2010
Method and arrangement for contacting terminals2010
Method of making a semiconductor element2009