Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory controller and method for multi-path address translation in non-uniform memory configurations

Memory controller and method for multi-path address translation in non-uniform memory configurations

US Patent 7793034 · Granted Sep 7, 2010

Estimated economic value: $2,081,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Zipper locking device2024
Preventing hazard flushes in an instruction sequencing unit of a multi-slice pro2020
Operation of a multi-slice processor with an expanded merge fetching queue2020
Supporting access control list rules that apply to TCP segments belonging to ‘es2020
Fluid connector for multi-well operations2019
Operation of a multi-slice processor with dynamic canceling of partial loads2019
Flush avoidance in a load store unit2019
Operation of a multi-slice processor implementing a load/store unit maintaining 2019
Operation of a multi-slice processor implementing a load/store unit maintaining 2019
Managing a divided load reorder queue2018
Operation of a multi-slice processor implementing a load/store unit maintaining 2018
Operation of a multi-slice processor with an expanded merge fetching queue2018