Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Device and method for address matching with post matching limit check and nullification

Device and method for address matching with post matching limit check and nullification

US Patent 7779197 · Granted Aug 17, 2010

Estimated economic value: $6,048,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processor having switch instruction circuit2025
Method and apparatus for gather/scatter operations in a vector processor2024
Method and apparatus for desynchronizing execution in a vector processor2023
Method and apparatus for layer-specific LDPC decoding2019
Layer specific LDPC decoder2017
System and method for higher quality log likelihood ratios in LDPC decoding2017
System and method for accumulating soft information in LDPC decoding2016
Memory controller and integrated circuit device for correcting errors in data re2016
High quality log likelihood ratios determined using two-index look-up table2016
System and method for lifetime specific LDPC decoding2016
System and method for random noise generation2016
Apparatus and method for adjusting a correctable raw bit error rate limit in a m2015