Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Technique for enhancing process flexibility during the formation of vias and trenches in low-k interlayer dielectrics

Technique for enhancing process flexibility during the formation of vias and trenches in low-k interlayer dielectrics

US Patent 7763547 · Granted Jul 27, 2010

Estimated economic value: $6,860,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Tool head and glass or glass ceramic article producible using the tool head2021
Genomic rearrangements associated with prostate cancer and methods of using the 2020
Monolithic support for full-surface support of a workpiece2019
Methods of forming 3-D integrated semiconductor devices having intermediate heat2018
Mutant CD83 promoter and use thereof2017
Wafer with improved plating current distribution2017
Semiconductor structure including a die seal leakage detection material, method 2016
Vertical breakdown protection layer2016
Wafer with improved plating current distribution2016
3-D integrated semiconductor device comprising intermediate heat spreading capab2016
Metallization system of a semiconductor device including metal pillars having a 2016
Method and system for particles analysis in microstructure devices by isolating 2015