Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Generating efficient parallel code using partitioning, coalescing, and degenerative loop and guard removal

Generating efficient parallel code using partitioning, coalescing, and degenerative loop and guard removal

US Patent 7757222 · Granted Jul 13, 2010

Estimated economic value: $17,820,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Graphics processing unit processing and caching improvements2025
Kernel source adaptation for execution on a graphics processing unit2025
Engine to enable high speed context switching via on-die storage2025
Gathering payload from arbitrary registers for send messages in a graphics envir2025
Register file for systolic array2025
High performance constant cache and constant access mechanisms2025
Multiple register allocation sizes for threads2025
Data locality enhancement for graphics processing units2025
Systolic array of arbitrary physical and logical depth2024
Instruction prefetch mechanism2024
Page faulting and selective preemption2024
Page faulting and selective preemption2024