Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for executing variable latency load operations in a date processor

System and method for executing variable latency load operations in a date processor

US Patent 7757066 · Granted Jul 13, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method to track and clone data artifacts associated with distributed data proces2025
Hybrid parallelized tagged geometric (TAGE) branch prediction2025
Acceleration of model/weight programming in memristor crossbar arrays2025
Merged branch target buffer entries2024
Optimal dispatching of Function-as-a-Service in heterogeneous accelerator enviro2024
Acceleration of model/weight programming in memristor crossbar arrays2023
Optimal dispatching of function-as-a-service in heterogeneous accelerator enviro2023
Methods and systems for computing in memory2023
Using a directory-based cache coherence system to regulate snooping2022
Multiple-table branch target buffer2022
Adjustable precision for multi-stage compute processes2022
Determining significance levels of error values in processes that include multip2022