Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for bit-reversing and scrambling payload bytes in an asynchronous transfer mode cell

System and method for bit-reversing and scrambling payload bytes in an asynchronous transfer mode cell

US Patent 7756273 · Granted Jul 13, 2010

Estimated economic value: $6,058,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processor execution unit with configurable SIMD functional blocks for complex nu2016
System and method for the parallelization of saturated accumulation operations2013
System and method for efficiently performing bit-field extraction and bit-field 2012
DSL trellis encoding2012
DSL trellis encoding2012
System and method for accelerated performance of quadrature amplitude modulation2011
System and method for implementing and utilizing a zero overhead loop2011
System and method for implementing and utilizing a zero overhead loop2011
System and method for implementing a zero overhead loop2011
System and method for performing masked store operations in a processor2011
Multi-tone transmission2011
Single instruction for data scrambling2011