Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for limiting processor performance

System and method for limiting processor performance

US Patent 7747881 · Granted Jun 29, 2010

Estimated economic value: $10,708,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic repartition of memory physical address mapping2025
Systems and methods for sharing memory across clusters of directly connected nod2025
Devices, systems, and methods for out-of-band logging and delivery of error repo2025
Devices, systems, and methods for injecting fabricated errors into machine check2024
Dynamic repartition of memory physical address mapping2023
Steering tag support in virtualized environments2020
Power management through power gating portions of an idle processor2017
Method and apparatus for transitioning a system to an active disconnect state2016
Non-destructive sideband reading of processor state information2010
Method and apparatus for improving responsiveness of a power management system i2010
BMC-hosted boot ROM interface2007
System and method for controlling an intergrated circuit to enter a predetermine2007