Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Devices, systems, and methods for injecting fabricated errors into machine check architectures

Devices, systems, and methods for injecting fabricated errors into machine check architectures

US Patent 12135625 · Granted Nov 5, 2024

Estimated economic value: $475,519,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic repartition of memory physical address mapping2025
Devices, systems, and methods for detecting and mitigating silent data corruptio2025
Systems and methods for sharing memory across clusters of directly connected nod2025
Devices, systems, and methods for out-of-band logging and delivery of error repo2025
Devices, systems, and methods for out-of-band logging and delivery of error repo2025
Devices, systems, and methods for out-of-band delivery of error reports2025
Devices, systems, and methods for out-of-band delivery of error reports2025
Charging dock for headset2025
Page retirement techniques for multi-page DRAM faults2025
Method and apparatus for fault prediction and management2024
Remote scalable machine check architecture2024
Scalable machine check architecture2024