Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Test data compression method for system-on-chip using linear-feedback shift register reseeding

Test data compression method for system-on-chip using linear-feedback shift register reseeding

US Patent 7730373 · Granted Jun 1, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for providing adaptive manufacturing diagnoses in a circuit bo2013
System and method for executing functional scanning in an integrated circuit env2013
Systems and methods for locating defective components of a circuit2012
Method for blocking unknown values in output response of scan test patterns for 2010
Test output compaction with improved blocking of unknown values2009
Method and apparatus for testing logic circuit designs2009
Method for generating, from a test cube set, a generator configured to generate 2009
Re-configurable embedded core test protocol for system-on-chips (SOC) and circui2009
Method and apparatus for structured ASIC test point insertion2009
Method and apparatus for testing logic circuit designs2009
Hybrid scan-based delay testing technique for compact and high fault coverage te2007
Test output compaction for responses with unknown values2007