Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Phase error determination method and digital phase-locked loop system

US Patent 7730366 · Granted Jun 1, 2010

Estimated economic value: $248,000

Assignee

Inventors

View full patent text on Google Patents →