Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for logic verification using mirror interface

Method and system for logic verification using mirror interface

US Patent 7729877 · Granted Jun 1, 2010

Estimated economic value: $6,263,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Critical path delay prediction2019
Chip performance monitoring system and method2018
Chip performance monitoring system and method2016
Method and system of communicating between peer processors in SoC environment2016
Method and system of communicating between peer processors in SoC environment2016
Flexible performance screen ring oscillator within a scan chain2015
Performance screen ring oscillator formed from paired scan chains2015
Performance screen ring oscillator formed from multi-dimensional pairings of sca2015
Ring oscillator2014
Differential clock signal generator2014
Circuit design using design variable function slope sensitivity2013
Method and circuit for dynamically changing the frequency of clock signals2013