Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Full-speed BIST controller for testing embedded synchronous memories

Full-speed BIST controller for testing embedded synchronous memories

US Patent 7721174 · Granted May 18, 2010

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Defect diagnosis with dynamic root cause detection2025
Machine learning-based adjustments in volume diagnosis procedures for determinat2024
Input data compression for machine learning-based chain diagnosis2023
Library cell modeling for transistor-level test pattern generation2023
Bidirectional scan cells for single-path reversible scan chains2022
Multi-stage machine learning-based chain diagnosis2022
Programmable test compactor for improving defect determination2022
Reversible multi-bit scan cell-based scan chains for improving chain diagnostic 2021
Diagnostic resolution enhancement with reversible scan chains2021
Chain testing and diagnosis using two-dimensional scan architecture2021
Low pin count reversible scan architecture2021
Optimized scan chain diagnostic pattern generation for reversible scan architect2021