Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Latch device having low-power data retention

Latch device having low-power data retention

US Patent 7710177 · Granted May 4, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method of analyzing integrated circuit in consideration of a process 2022
Power rail for standard cell block2020
Power grid and standard cell co-design structure and methods thereof2020
Integrated circuit including cells/gates arranged based on supply voltage variat2019
Method of resolving color conflicts for cell-based designs with multi-pattern li2019
System and method of analyzing integrated circuit in consideration of a process 2019
Method of resolving multi-patterned color conflicts for multi-row logic cells2019
Using deep sub-micron stress effects and proximity effects to create a high perf2018
Integrated circuit with a programmable delay and a method thereof2010
Circuitry and method for buffering a power mode control signal2010
Flip-flop circuit having low power data retention2006
Spread spectrum receiver architectures and methods therefor2004