Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › (N+1) input flip-flop packing with logic in FPGA architectures

(N+1) input flip-flop packing with logic in FPGA architectures

US Patent 7701250 · Granted Apr 20, 2010

Estimated economic value: $1,963,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Omnibus logic element2019
Omnibus logic element2016
Apparatus and methods for time-multiplex field-programmable gate arrays2016
Dedicated interface architecture for a hybrid integrated circuit2015
Omnibus logic element2014
Apparatus and methods for time-multiplex field-programmable gate arrays2014
Omnibus logic element for packing or fracturing2013
Apparatus and methods for time-multiplex field-programmable gate arrays2013
Enhanced field programmable gate array2012
Omnibus logic element for packing or fracturing2012
Apparatus and methods for time-multiplex field-programmable gate arrays with mul2012
Fracturable lookup table and logic element2012