Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and design system for semiconductor integrated circuit with a reduced placement area

US Patent 7698675 · Granted Apr 13, 2010

Estimated economic value: $3,701,000

Assignee

Inventors

View full patent text on Google Patents →