Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor memory device layout comprising high impurity well tap areas for supplying well voltages to N wells and P wells

Semiconductor memory device layout comprising high impurity well tap areas for supplying well voltages to N wells and P wells

US Patent 7692943 · Granted Apr 6, 2010

Estimated economic value: $59,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electronic control device2024
Directional locking reverse shoulder prostheses and systems2024
In-vehicle network system, electronic control unit, and gateway device2023
Semiconductor device for detecting failure in address decoder2023
Vehicle controller2022
Acrylic polymer particles, production process therefor, ink composition, and coa2022
Dielectric material and multilayer ceramic capacitor including the same2022
Software update device, software update method, and software update system2022
Autonomous driving system, autonomous driving control method, data ECU, and auto2022
Transfer body, image recording method and image recording apparatus2022
Control apparatus2021
Microcomputer and logic circuit2021