Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatus for estimating fair cache miss rates on a chip multiprocessor

Methods and apparatus for estimating fair cache miss rates on a chip multiprocessor

US Patent 7689773 · Granted Mar 30, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Modular re-configurable profiling core for multiprocessor systems-on-chip2014
Thread scheduling in chip multithreading processors2013
Cache-aware thread scheduling in multi-threaded systems2013
Thread scheduling in chip multithreading processors2013
Method and apparatus for achieving fair cache sharing on multi-threaded chip mul2011
Methods and apparatus for scheduling threads on multicore processors under fair 2011
Cache-aware scheduling for a chip multithreading processor2010
Cache-aware scheduling for a chip multithreading processor2009
Method and apparatus for estimating the effect of processor cache memory bus del2008
Method and apparatus for estimating multithreaded processor throughput based on 2008