Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for estimating the effect of processor cache memory bus delays on multithreaded processor throughput

Method and apparatus for estimating the effect of processor cache memory bus delays on multithreaded processor throughput

US Patent 7457931 · Granted Nov 25, 2008

Estimated economic value: $4,096,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Modular re-configurable profiling core for multiprocessor systems-on-chip2014
Thread scheduling in chip multithreading processors2013
Cache-aware thread scheduling in multi-threaded systems2013
Thread scheduling in chip multithreading processors2013
Method and apparatus for achieving fair cache sharing on multi-threaded chip mul2011
Methods and apparatus for scheduling threads on multicore processors under fair 2011
Cache-aware scheduling for a chip multithreading processor2010
Methods and apparatus for estimating fair cache miss rates on a chip multiproces2010
Cache-aware scheduling for a chip multithreading processor2009
Method and apparatus for estimating multithreaded processor throughput based on 2008