Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Non-volatile memory array architecture with joined word lines

Non-volatile memory array architecture with joined word lines

US Patent 7684245 · Granted Mar 23, 2010

Estimated economic value: $5,843,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory device, memory address decoder, system, and related method for memory att2022
Memory device, memory address decoder, system, and related method for memory att2022
Self-timed sensing architecture for a non-volatile memory system2022
Sense amplifier2017
Preheat burner assembly and method2017
Adaptive non-volatile memory programming2016
Sense amplifier2016
Erase techniques and circuits therefor for non-volatile memory devices2016
System and method for generating a feedback signal in response to an input signa2016
Method of programming selection transistors for NAND flash memory2015
Memory decoder circuit2014
Multi-button control headset for a mobile communication device2014