Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Delay circuit with delay cells in different orientations

Delay circuit with delay cells in different orientations

US Patent 7683689 · Granted Mar 23, 2010

Estimated economic value: $6,021,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit with dynamically-adjustable buffer space for serial interface2019
Integrated circuit with dynamically-adjustable buffer space for serial interface2019
Integrated circuit with dynamically-adjustable buffer space for serial interface2017
Integrated circuit with dynamically-adjustable buffer space for serial interface2017
Clock signal networks for structured ASIC devices2015
Circuitry and techniques for updating configuration data in an integrated circui2015
High speed IO buffer2015
Integrated circuit system with dynamic decoupling and method of manufacture ther2015
Application-specific integrated circuit equivalents of programmable logic and as2014
Method and apparatus for providing signal routing control2014
Method and apparatus for determining clock uncertainties2014
Method and apparatus for determining clock uncertainties2014