Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock data recovery circuit with circuit loop disablement

Clock data recovery circuit with circuit loop disablement

US Patent 7681063 · Granted Mar 16, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fast settling voltage regulator2025
Read clock start and stop for synchronous memories2025
Head stabilization device interface and joint assembly2025
Head stabilization device tensioning feature and method of use2025
Read clock start and stop for synchronous memories2025
Flipped voltage follower low-dropout regulator with frequency compensation2025
Efficient and low power reference voltage mixing2025
Read clock start and stop for synchronous memories2025
Estimation of B0 inhomogeneities for improved acquisition and/or reconstruction 2025
Error pin training with graphics DDR memory2024
Noise mitigation in single-ended links2024
Multi-level signal reception2024