Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for precision biasing output driver for a calibrated on-chip termination circuit

Techniques for precision biasing output driver for a calibrated on-chip termination circuit

US Patent 7679397 · Granted Mar 16, 2010

Estimated economic value: $6,619,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Via configurable edge-combiner with duty cycle correction2025
Techniques for clock signal transmission in integrated circuits and interposers2024
Techniques for clock signal transmission in integrated circuits and interposers2022
Interface for efficient usage of communication circuitry2020
Clock synchronization in multi-die field programmable gate array devices2020
Systems and methods for configuring an SOPC without a need to use an external me2018
Methods and apparatus for reducing power in clock distribution networks2017
Systems and methods for configuring an SOPC without a need to use an external me2017
Multi-layer distributed network2016
Mask set for fabricating integrated circuits and method of fabricating integrate2016
FPGA equivalent input and output grid muxing on structural ASIC memory2016
Stacked integrated circuit with redundancy in die-to-die interconnects2016