Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Iterative method for refining integrated circuit layout using compass optical proximity correction (OPC)

Iterative method for refining integrated circuit layout using compass optical proximity correction (OPC)

US Patent 7673279 · Granted Mar 2, 2010

Estimated economic value: $8,802,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for testing pattern sensitive algorithms for semiconductor des2012
Calibration of lithographic process models2012
Calibration and verification structures for use in optical proximity correction2012
MEEF reduction by elongation of square shapes2011
Ionization test for electrical verification2010
Testing pattern sensitive algorithms for semiconductor design2010
Iterative method for refining integrated circuit layout using compass optical pr2008
System and method for testing pattern sensitive algorithms for semiconductor des2008
Wiring test structures for determining open and short circuits in semiconductor 2007
Method and structure for reducing effects of noise and resonance associated with2004
Method and structure for detection of electromechanical problems using variance 2004
Method and structure for detection and measurement of electrical and mechanical 2004