Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › ESD protection structure for I/O pad subject to both positive and negative voltages

ESD protection structure for I/O pad subject to both positive and negative voltages

US Patent 7659585 · Granted Feb 9, 2010

Estimated economic value: $1,491,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for combining analog neural net with FPGA routing in a monolithic integra2023
Apparatus and method for combining analog neural net with FPGA routing in a mono2021
Programmable delay line compensated for process, voltage, and temperature2011
Error-detecting and correcting FPGA architecture2011
Staggered I/O groups for integrated circuits2011
Programmable logic device with a microcontroller-based control system2011
Power-up and power-down circuit for system-on-a-chip integrated circuit2011
PLD providing soft wakeup logic2011
Programmable system on a chip for power-supply voltage and current monitoring an2010
Programmable delay line compensated for process, voltage, and temperature2010
Programmable logic device with a microcontroller-based control system2010
Non-volatile memory architecture for programmable-logic-based system on a chip2010