Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and apparatus for repeat execution of delay analysis in circuit design

US Patent 7653889 · Granted Jan 26, 2010

Assignee

Inventors

View full patent text on Google Patents →