Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for generating programmable delays

Techniques for generating programmable delays

US Patent 7639054 · Granted Dec 29, 2009

Estimated economic value: $3,134,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mixed-mode multiplier using hard and soft logic circuitry2014
Techniques for optimizing design of a hard intellectual property block for data 2010
Programmable logic device integrated circuit with dynamic phase alignment capabi2010
Methods and apparatus for control and configuration of programmable logic device2010
Memory interface circuitry with phase detection2010
Programmable logic device integrated circuits with configurable dynamic phase al2010
Programmable logic device integrated circuit with communications channels having2009
Serializer-deserializer circuits formed from input-output circuit registers2009
Programmable logic device integrated circuit with dynamic phase alignment capabi2009
Methods and apparatus for control and configuration of programmable logic device2008
Techniques for optimizing design of a hard intellectual property block for data 2008
Modular I/O bank architecture2008