Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable logic device integrated circuit with dynamic phase alignment capabilities and shared phase-locked-loop circuitry

Programmable logic device integrated circuit with dynamic phase alignment capabilities and shared phase-locked-loop circuitry

US Patent 7555667 · Granted Jun 30, 2009

Estimated economic value: $14,977,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nonlinear equalizer with nonlinearity compensation2020
Circuit for and method of determining error spacing in an input signal2020
Pam multi-level error distribution signature capture2019
Systems and methods for clock and data recovery2019
Systems and methods for clock and data recovery2018
Temporal change in data-crossing clock phase difference to resolve meta-stabilit2018
Resolving meta-stability in a clock and data recovery circuit2018
Signal loss detector2018
Dynamic gain clock data recovery in a receiver2016
Clock recovery circuit2016
Clock recovery circuit2016
Clock data recovery (CDR) phase walk scheme in a phase-interpolater-based transc2016