Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatuses for operating memory

Methods and apparatuses for operating memory

US Patent 7630228 · Granted Dec 8, 2009

Estimated economic value: $15,228,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Negative bitline write assist circuit and method for operating the same2021
Negative bitline write assist circuit and method for operating the same2020
Negative bitline write assist circuit and method for operating the same2017
Sidecar SRAM for high granularity in floor plan aspect ratio2017
Voltage detector with high voltage protection2017
Memory cell supply voltage reduction prior to write cycle2016
Negative bitline write assist circuit and method for operating the same2016
Memory array test logic2016
Apparatus and method for improving power delivery in a memory, such as, a random2015
Methods and systems to improve write response times of memory cells2011
Memory array on more than one die2011
Memory array on more than one die2010