Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for reducing the time-to-market concerns for embedded system design

Method and system for reducing the time-to-market concerns for embedded system design

US Patent 7620678 · Granted Nov 17, 2009

Estimated economic value: $4,636,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reconfigurable processor circuit architecture2025
Method and apparatus for configuring a reduced instruction set computer processo2025
Method, apparatus, and computer-readable medium for parallelization of a compute2024
Sharing high speed serial interconnects for different protocols2024
Reconfigurable processor circuit architecture2024
Reconfigurable processor circuit architecture2024
Method, apparatus, and computer-readable medium for parallelization of a compute2023
Method and apparatus for configuring a reduced instruction set computer processo2023
Parallel processing of data having data dependencies for accelerating the launch2023
Reconfigurable processor circuit architecture2022
Reconfigurable reduced instruction set computer processor architecture with frac2022
Parallel processing of data having data dependencies for accelerating the launch2021